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ABSTRACT: A novel stack passivation scheme, in which plasma silicon nitride (SiN) is stacked on top of a rapid
thennal SiO? (RTO) layer, is developed to attain a surface recombination velocity (S) approaching 10 em/s at the L3
O-cm p-typc (l00) silicon surfaee_ Such low S is achieved by the stack cven when the RTO and SiN films
"I<ilvldllally yield considerably poorer surface passivation. Critical to achieving low S by the stack is the use of a
'hon. moderale temperature anneal (in this study 730°C for 30 seconds) after film growth and deposition. This
,mneal is believed to enhance the release and delivery of ato'mie hydrogen from the SiN film to the Si-Si02 interface,
thcreby reducing the density of interface traps at the surface. Compatibility with this post-deposition anneal makes
thc stack passivation scheme attractive for cost-effective solar cell production since a similar anneal is required to
lire scn~en-printed contacts. Application of the stack to passivated rear screen-printed solar cells has resulted in
V",'s of 641 mV and 633 mV on 0.65 O-cm and 1.3 O-cm FZ Si substrates, respecti,vely. These V", values are
roughly 20 mV higher than for cells with untreated, highly recomhinative back surfaces. The stack passivation has
Ilso been used to form fully screen-printed hi/acia! solar cclls which exhibit rear-illull111l1ated efficiency as high as
11.6% wilh a single layer AR coating.
Kcywords: Passivation - I: Rapid Thermal Processing - 2: Bifacial - 3.
IINTRODUCTION
I he hack surfacc rccombination velocity (Sb) is a key
loss (omponcnt in Si solar cells. Onc way to reduce Sb is to
implement an AI-BSF in the device design [I]. This
struclure is effcctive, but the stresses imparted to the Si
substrate during AI-BSF formation can prcclude
appli.;ation to thin wafers. Process-induced stress can be
vIrtually eliminated by employing a passivated rear
struclurc (Fig. 1) in which the rear side metallization
covel s only a small fraction of the surface area. In addition
to rducing process-induced stress, this structure is well
suited for bifacial operation since the rear surface is
transparent to incoming light. However, in order to take
adv31llage of this structural feature and attain a significant
power output. the passivation at the rear surface must by
elTecl ive.
n+ emitter
p-Si
passivated rear
'-_
Fig.. I. Passivated rear and bifacial solar cell.
lu tillS paper, we report the usc of a dielectric stack
c(llllpnscd of a rapid thennal Si02 (RTO) and a plasma
silicon nitridc (SiN) for effective passivation of thc low
rcsisllvity (0 65-1J O-cm) p-type (100) Si surface. These
films arc altractive from the standpoint of low-cost
prodl ction sincc both can be applied in short times.
The cssential feature of the stack passi vat ion scheme is
its ability to withstand moderate temperature annealing
(700-800°C) without any dcgradation in S. In fact, thc
stack relies on such thermal treatment to achieve low S
valucs. This novel method is used to fabricate passivated
rear and bifacial screcn printed solar cells. The finished
devices are characterized so that the impact of the
fractional metal coverage on Sb can be deduced. Model
calculations are performed to demonstrate that the stack
can be successfully applied to thin substrates without
sacrificing performance.
2. S8 REQUIREMENTS FOR PASSIVATED
REAR AND BIFACIAL SOLAR CELLS
Bcforc discussing the passivation methodology, it is
instructivc to quantify the Sb levels required for etTective
passivated rear and bifacial solar cells. A commonly used
figure of merit to describe bifacial devices is the ratio of
rear efficiency to front cfficiency, or similarly rear J" to
front J". For effective biracial performance, these ratios
must approach or exceed 0.70.
Fig. 2 shows the simulated efficiency of an n+p solar
cell illuminated by the AMl.5G spectrum from the front
and rear. For Sb values higher than 2x J01 em/s, the rear
performance is negligible and J,,(rear)/J'/jront)<0.30. As
Sb goes bclow 103 em/so thc back response begins to show
markcd improvement. When Sb goes below 500 cm/s, the
rear perfonnancc becomes significant and J"(rear)/J,,
(front»0.70. At these Sb levels, the power boost supplied
from the rear sidc is appreciablc. In Fig. 2. the total output
power is plotted as a function of Sb for a dcviee with 20%
(of I-sun) rear illumination. Under these conditions, and
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3. QUANTITATIVE ASSESSMENT OF SUR-
FACE PASSIVATION BY RTO/SIN STACK
for <:" value~; below 500 cmis, the bifacial power output per
unit area is ,;nhallced by 15-20% over a conventional non-
bifacial cell design.
It is important to note that the Sb in Fig. 2 represents
the <:lnnulatlve rccombination at the Siidielectric interface
and .It the Siimetal contact. The metal contact will increase
Sb a'love th,; value measured at the Siidielectrie interface
alan:. Therefore. an ideal passivation scheme should
achievc S values at the Siidielectric interface which are
slgn,jicanlly lower than the requirements in Fig. 2. In this
stud:.'. S values of less than 50 cmis are targeted for film
pass.vation.
Fig. 2 Impact of Sb un passivated rear solar cell performance.
. 'hc passivation quality of SiN, RTO, and an RTOiSiN
stack were compared. The substrate materials used were
0.65 alld I J O-cm FZ Si. The surfaces were chemically
polished, not mirror polished. All SiN films wen: deposited
In a direct. high-frequency (13.5 MHz), parallel-plate
rcactor at 300°C. The RTOs were grown in a rapid thermal
processing (RTP) unit at 900°C 10 2 minutes, Ensuing
themlal trcalmellIS (simulating contact firing) were carried
out ill a thm:-zone beltline furnace in which the "'hotzone"
temperature and time were fixed at 730°C and 30 sec. The
passivation quality of each scheme was monitored by the
transient photoconductance decay (PCD) technique. The
effective lifetimes measured by PCD were converted to S
values using a conventional analysis method [2]. In this
pape" all S values are calculated assuming an infinite
minority carrier lifetime in the substrate. The resulting S
values arc therefore maximum or "worst-case" limits.
The passivation quality of an RTO alone is shown in
Fig. 3 for a growth temperature of 900°C. The as-grown
oxide results in S higher than 10,000 cmis which can be
reduced to approximately 100 cmis by a forming gas
anneal (FGA) treatment at 400°C. However, the ensuing
730U C beltline anneal degrades the interface quality and
increases S above 3000 cmis.
A similc.r trend is observed here for the SiN film alone
(also Fig. 3). The as-deposited SiN results in S greater than
10.000 cmis which can be reduced to approximately 200
cm/s hy an ensuing anneal in forming gas at 400°C. Again.
the 730°C beltline treatment degrades the interface quality
and iIlcrcasc,; S by approximately one order of magnitud<:.
Fig. 4. Progression of S values for stack pa~sivation of IJ O-em Si.
Clearly. these two treatments (RTO alone or PECVD
SiN alone) are not compatible with screen-printing
requirements since neither can withstand a contact firing
cycle without a significant increase in S, On the contrary.
annealing the RTOiSiN stack actually enhances the
passivation quality, The stepwise effect of stacking
PECVD SiN on top of the RTO layer and then annealing at
730°C is shown in Fig. 4. The S value attained after the
final beltline anneal (Step 3) is clearly superior to RTO
growth (Step I) or SiN deposition on top of the oxide layer
(Step 2). The 730°C anneal is believed to enhance the
release and delivery of atomic hydrogen from the SiN film
to the Si-SiO, interface, thus reducing the density of states
at the surface. Maximum S values of II emls and 20 cmls
are achieved by the stack passivation at the 1.3 O-em and
0.65 O-cm p-type surfaces, respectively. These are among
the lowest S values ever reported for solid film passivation
of the low-resistivity Si surface.
Also evident in Fig. 4 is the weak injection level
dependence of S within the measurement range (10'4-10"
cm·3). This behavior is quil:e different than that reported for
the highest quality remote SiN films where S increases by
a factor of 5 as the injection level falls from lO" to J0 14
cm-3[3],
The initial RTO growth temperature is observed to
have an effect on the final S value of the annealed stack.
For an 850°C RTO growth, final S values of", 40 emls arc
achieved on 1.3 Q-cm Si after the 730°C bcltlim: illHleal.
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Table I. Simplified fabrication sequence.
Step Number Process
4. ANALYSIS OF REAR CONTACT PASTE
rhis a approximately a factor 3 higher than for the 900°C
RTO growth.
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Fig, S. Etfect of paste (Ag or AI) and process (punch-through or
bare 5i) on contact resistance.
cases shown in Fig. 5, but it is still within appropriate
limits for device application. Model calculations show that
for a metal coverage of 8%, p, values of 30 mn-cm 2 can be
tolerated without suffering from excess resistive loss.
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W IIh the development of the stack passivation scheme,
the cell structure shown in Fig. 1 can potentially be
achieved with the simple 5-step process sequence given in
Tahle 1
However. in order to attain an operational device, the
conta:t resistance at the back must be low. This
requirement is complicated by two factors: 1) usually the
substrate doping level is low «3xIO I6 cm-]) which may
creak a barrier to current flow, and 2) the printed lines
must physic'llly punch through the SiN layer before
re'lch ing the Si surface. Both of these requirements need to
be s;ltisfied in the same cycle used to fire the front
conla:ts. llence, the use of an appropriate rear contact
conductor paste is critical to proper device operation.
rwo typcs of conductor paste (Ferro Corp.) were
inves.igated for application to the rear surface. The first
was '1 pure AI paste, and the second was a Ag paste
containing ", small fraction of AI additive. Contact
resisnnce was monitored as a function of substrate
resist Ivity and surface condition (bare surface versus SiN
covered surface). The pastes were printed and fired in a
heltlinc fum 'Ice using the standard 730°C front contact
firing cycle. The measurement results are shown in Fig. 5.
In all cases, the contact resistance decreases with
substrate reSistivity, The lowest contact resistance values
were measured for the AI paste fired on bare Si (i e.
1\<5m~2-em2 on 0.65 O-cm Silo However, this Al process
is na: successful when the SiN layer is present. This SiN
laver acts as a barrier to Al alloying with the underlying 5i
la;tic,;. As a result, the AI features printed on SiN can be
easily "wiped" away after the firing process. Thus, use of
AI d.les not seem feasible in a 730°C (co-fire) punch-
through proc~ss.
rhe results are different for the Ag paste. Printing
and rlring this material on bare Si results in a slightly
higher eoatact resistance (Pc'" 10 mn-em2 on 0.65 n-cm Si)
than pure AI. More importantly, however, is the ability of
the Ag paste to successfully punch-through the SiN layer.
This punch-through ability is aided by the glass t'rit content
in the Ag paste which helps to etch through the SiN layer.
Additionally. Ag particles sinter together etl'ectively to
form well defined. low-resistivity line structures which
exhibit good adherence to the substrate. The resulting
contact resistance for the Ag punch-through process (1\",27
mO-un' 011 0.65 D-ern Si) is higher thun for the other
5. SOLAR CELL FORMATION
Pa'isivatcd rear solar were fabricated on 0.65 n-cm and
1.2 n-cm FZ Si as well as 0.8 O-cm CZ grown by Siemens
Corporation. The cell process outlined in Table I was
implemented. (Before the diffusion, the rear surface of the
wafers were masked with a plasma Si02 layer grown at low
temperature. This mask was removed prior to the RTO
growth,) The gridline spacing of both front and rear
contacts was maintained at 2.5 mm. The results of the
fabrication arc shown in Tablc 2. For comparison, the
performance of cells which lack an effective back surface
treatment are also listed. In all cases, the Voc's for the
passivated rear cells arc significantly higher than for those
formed with highly recombinative back contacts, This
clearly demonstrates the ability of the stack passivation to
lower Sb'
Bifacial solar cells were also formcd on the 0.65 O-cm
FZ Si. The SiN used for the stack passivation served as AR
coating to both sides. The results of this initial fabrication
are shown in Table 3. To date, this rear efficiency of
11.6% is the highest reported for a fully screen-printed n+-
p bifacial solar cell. The ratio of the rear J", to front J", is
0.75.
6. CELL CHARACTERIZATION AND
ANALYSIS
It is important to extract the true Sb for the bifacial
cell. As previously discussed, this parameter is a
combination of the recombination activity at the
dielectrie/Si interface and the metal gridline/Si interface.
For the present device, the: rear metal coverage fraction is
8.3%. As such, Sdf for the device is expected to be
considerably higher than the S value measured for the
stack passivation layer alone, which approaches 20 em/s at
the 0.65 O-cm Si surface. A combination of rear internal
quantum efficiency measurements (lQE) and solar cell
simulation (shown in Fig. 6) reveals that the device
experiences an Sb of 340 cm/s, which is approximately a
factor of 17 higher than the S value of the stack alonc. The
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Table 2 Pu.>sivated rear screen-printed solar cell performance. The PY 100 -
grade CZ material was grown by Siemens Corporation 90 S-b";1 D&cm/5-------·----'----'----'------=------~ -~_._- -~-~l 80 ~34l1~mi.,>..-~·>-uMaterial Rear Vo< J" FF Eff ~ 70~
Surface (rnV) (rnA/em') (%) ~ 60 ", /'
w ~,~~ ~ .. ----_0 "".065 :l-cm Passivated 641 333 0776 16.6 E 50,II·Si c: 40~
No Pass 621 328 0.785 16.0 , :;0.. 30 I~,",3000 cmlsJ .3 (l·cm Passivated 631 338 0770 165 - ,E -~:~~~:s .......F7·Si .'! 20.ENo Pass 609 32.8 0786 157 10 Sb"-100,OOO cm/s
.m' ......-••··~···OS £J.cm Passivated 622 320 0.776 15.5 0
U'S1 300 400 500 600 700 BOO 900 1000 1100
No Pass 611 310 0782 14.8 Wavelength (nm)
Fig. 6. S, determination from rear IQE measurements The
reduced response between 300-500 nm is due to SiN absorption
0.645
7. CONCLUSIONS
0.640
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0.625
> 0620
.§.
C) 06150
> 0.610
0.605
0600
Table 3. Hifa·,;al solar cell performance (verified by Sandia
Nati(,nal Lah<.)
Illu mination Vo< J" FF Eff
(rnV) (rnA/em') (%)
front 640 33.7 0.761 16.4
({ear 624 25.1 0.743 11.6
8.3% metal area coverage significantly increases the
cffcClivc recombination at the rear side of the devicc. In
spitc of this dlect, screen-printed device Yo, levels of 640
mY ildicate -hat the passivation scheme is still effective.
/\ gain, the prtmary goal of this study is to demonstrate
a passivation schcme which can be applied to thin cells
witheut suffering from increased recombination losses. In
general, as the rear surface is brought closer to the
collecting Junction, the effects of Sb on devicc performance
becomc morc pronounccd. If the Sb is high, then reducing
thc suhstratc thickness will lower cell performance. If Sb is
10\\, thcn the ccll performancc will remain the same (or
possibly improvc) when the thickness is reduced. In this
sectiln, model simulations are performed to prcdict thc
effect of reducing substrate thickncss for the rear
passivated device (Sb of 340 cm/s On 0.65 Q-cm Si).
PC'! j)-.j was used for the simulations. All of the primary
input parameters (emitter profile and Sfrom) were gathered
fmlll appropriate measurements. The results in Fig. 7 show
that fJr the high Sb case (104 cmls, rcpresentative of a full
mctal coverage surfacc), the V oc response falls sharply as
thc substrate thickncss is reduced. On the contrary, the
simulation for thc stack passivation with 8.3% metal
covcmge (Scfr of 340 cmls) shows that thc ccll thickness
can b,? reduced without V oc dcgradation.
Also shown in fig. 7 arc Voc responses for devices with
mid-mnge Sb values. In a previous study, we showed that
scrccn-printed AI-BSFs on 2.3 Q-cm Si result in Sb values
of 200 cm/s and 1000 cm/s when alloycd at 850°C in an
RTP unit or beltlinc, respectivcly [lJ. for 0.65 Q-cm 5i,
these Sb values translate to 800 cm/s (RTP) and 3500 cm/s
(beltlllle) due to thc doping level differcnce. These 5b
value:; have becn used for the calculations shown in Fig. 7.
Two points are evident from the results. First of all, the
stack passivmion results in the highest Voc Ievcls. Second,
stack passivated cells show the greatest ability to retain Yo,
as the substrate thickness is reduced
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Fig. 7. Simulating the effect of thickness and Sb on solar cell
performance levels. (Ld = 900 ~m. 065 O-cm Silo
A novel stack passivation scheme (consisting of
RTO and SiN) has been developed which can attain
S values approaching 10 cmls at the 1.3 n-cm Si
surface. The stack has been applied to rear passivated
and bifacial screen-printed solar cells, Front and rear
illuminated efficiencies of 16.6% and 11.6%,
respectively, have been demonstrated on 0.65 Q-cm
Si. Device Sb values of 340 cmls were measured for
cells with 8.3% rear metallization coverage. It is
clear that higher performance could be attained if a
more precise (less coverage) contact scheme were
devised.
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